site-logo
  • Home
  • About
  • Research
  • Event
  • Publication
  • Blog
  • Contact
    Tiếng Việt
background-shape

Recents Article

  1. Home
  2. Recents Article
post-image
21/11/2021 - Duy Tran
[Seminar Summary] Display subsystem on FPGA: from hardware to software [EN]
post-image
09/11/2021 - Admin
[Seminar] FPGA-based CNN Accelerator - part 1: An introduction to Neural Network and FPGA [VI]
post-image
06/11/2021 - Modifier
[Seminar Summary] FPGA Hardware Acceleration Framework for Anomaly-based Intrusion Detection System in IoT [EN]
post-image
25/10/2021 - Le Khac Minh Dang
[Seminar Summary] RISC-V SoC hardware security testing by HDL analysis [EN]
widget-logo

Sitemap

  • Home
  • Publication
  • Blog
  • Contact

Address

  • contact.celab@gmail.com
  • 201C5, Ho Chi Minh City University of Technology, 268 Ly Thuong Kiet, Ward 14, District 10, Ho Chi Minh City

All right reserved copyright © Computer Engineering Lab - CSE - HCMUT. Powered by Hugo with Portio 2020 theme.